



Title

PCI-E RV380/370 256M pterm TSOP V-VV-DI

Schematic No.

105-A334xx-10

Date:

Saturday, July 31, 2004

REVISION HISTORY

Rev

7




Sch
Rev

Date

REVISION DESCRIPTION

0	00A	2003-11-24	PRELIMINARY BASED ON 105-A297xx-00A 03-11-24 - (pg 02) Swap DVI DDC clock and data lines
1	00B	2003-12-29	- (pg 07) Add R1043 for power dissipation - (Layout) Move C284, blocking Grantsdale PCIE connector latch
2	00C	2004-03-09	- (Layout) Move fan connector to shorten fan power wire - (Layout) Correct C151 overlap - (pg02, 10) Fix pull-up +VDD_DVO to +VDDR4 - (pg04) Remove CP2, 3, 4, 5, 6 and 8 for dual footprint manufacturing issues (Capacitor packs sharing with 402 footprints) - (pg05) Remove dual-package FET for VDDC - (pg06) Remove C986, C987, C988, C989, C990, C991, C992 and C993 - (pg06) Change R297 to 1206 footprint - (pg07) Add MC917 as multi-footprint for C917, remove L3 (redundant option) - (pg13, 15) +5V supply with current limiting for VESA DDC spec, remove F1, B21 - (Layout/EMI) Connect L60, L61, L62, L80, L81, L82, C502, C504, C506, R513 and R514 to Digital Gnd instead of Chassis Gnd
3	00D	2004-04-01	- (pg04) Delete redundant dual footprint cap arrays (CP9, CP10 and CP11) - (pg05) Add MR357 and MR269 for power sequencing and delete redundant power sequence circuit (R153, R393-R398, Q27-Q30) - (pg05, layout) Improve RC snapper circuits (R15 and C156) layout on PWM - (pg05, layout) Correct overlapping component MU42 and D2 - (pg07) Delete redundant dual footprint caps (MC308 and MC160), delete redundant power sequencing (VDDC_GODD, VDDC_GOOD2 and VDDC_GOOD_PU, see pg05), change MREG37 reference to 1.8V - (pg07) Delete redundant regulators (REG8, U82, Q35, Q36, Q37, MQ37, R814-R816, R116-R119, R121-R123, R125-131, MR128, C14, C15 and C308) - (pg12) Correct some unused straps pull-up to +VDDR4 (R227, R229 and R231) - (pg13, layout) Move JU2 to the left to allow 2 more resistors for Chassis Digital Ground Short (R989 and R990) - (pg14) Add optional TVO filter MC502, MC504 and MC506 to chassis ground, add MR514 to place it below MiniDIN connector - (pg15) Change J2 to fully-shielded DVI connector - (layout) Improve thermal connection to MREG37 - (layout) Ground fill between TMDS pairs
4	00E	2004-04-08	- (pg13) Delete chassis gnd to digital ground resistors, change VGA and Slim-VGA connector chassis gnd to digital gnd - (pg14) Change VO filter, VO and VIVO connector to digital ground only - (pg15) Change DVI connector to digital gnd only - (pg16) Change VINGND of RT to digital gnd thru bead - (pg18) Change mounting hole to digital gnd, remove MT2 - (layout) Remove ground fill between TMDS pairs - (layout) Cut back +3.3V_BUS and +PCIE_VDDR power plans on layer 3 - (pg14) Remove R514, R513 and MR513
5	00F	2004-04-14	-00F revision was created based on customer's request to avoid confusion - (pg15) Add R926, R927, R928 and R929 to meet 70% derating spec of the power dissipation of resistors
6	00	2004-04-28	- Release to 00
7	10	2004-07-07	- (pg1) Add common mode resistors - (pg4) Change C62 to 603 footprint

PCI-EXPRESS EDGE CONNECTOR





SYMBOL LEGEND	
DNI	DO NOT INSTALL
#	ACTIVE LOW
	DIGITAL GROUND
	ANALOG GROUND



ATI Technologies Inc.
 1 Commerce Valley Drive East
 Markham, Ontario
 Canada, L3T 7X6
 (905) 882-2600

Title: PCI-E RV380/370 256M pterm TSOP V-VV-DI
 Size: Document Number 105-A334xx-10
 Date: Saturday, July 31, 2004 Sheet 1 of 18





Vout = 1.2V ~ 1.3V

The schematic diagram illustrates the power supply section of the iCE7000 SoC. It features a central regulator block labeled "ALT. 2: INTERSIL REGULATOR" which is connected to the "ISL6522CB : SOIC" component. The diagram shows the internal regulator's connection to the +VDDC_S and +VDDC_B planes, and its output to the +VDDC_M plane. The ISL6522CB SoC is connected to the +VDDC_S and +VDDC_B planes, and its output to the +VDDC_M plane. The diagram also shows the connection of the +VDDC_M plane to the +VDDC plane, which is connected to the +VDDC plane of the iCE7000 SoC. The diagram includes various components like resistors, capacitors, inductors, and integrated circuits, with labels for power planes and signal traces.

Vout = 2.5V ~ 3.3V

[illegible]


Part	NOTES
MAX1954	Do not install Cc1, Rc1
ISL6522	Install Cc1, Rc1

Part	Vout	R1	R2
MAX1954 ISL6522	1.2V	1.00K 1% ATTI P/N 3240100100	2.00K 1% ATTI P/N 3240200100
0.8V Ref	1.25V	1.00K 1% ATTI P/N 3240100100	1.78K 1% ATTI P/N 3240178100
0.8V Ref	1.3V	1.00K 1% ATTI P/N 3240100100	1.6K 1% ATTI P/N 3240162100



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600





Title				PCI-E RV380/370 256M pterm TSOP V-VV-DI			
Size		Document Number				Rev	
C		105-A334xx-10				7	
Date:				Saturday, July 31, 2004		Sheet 5 of 19	



Voltage Req.	R1	R2
0.8V	150R P/N 3160150000	71.5R P/N 324075R500
1.25V	100R P/N 3160100000	100R P/N 3160100000
1.5V	100R P/N 3160100000	150R P/N 3160150000
1.8V	54.9R P/N 3240054900	140R P/N 3240140000
1.84V	49.9R P/N 3240049900	140R P/N 3240140000


Voltage Req.	Rx1 for 1.25V Ref	Rx2 for 1.25V Ref
1.5	432R P/N 3240432000	2.15K P/N 3240215100
1.55	475R (402, 1%) P/N 3160475000	2K (402, 1%) P/N 3160200100
1.6V	432R P/N 3240432000	1.5K P/N 3240150100
1.7V	432R P/N 3240432000	1.21K P/N 3240121100
1.8175V	681R P/N 3240681000	1.5K P/N 3240015200

Voltage Req.	Ry1 for 2.5V Ref	Ry2 for 2.5V Ref
3.3V	1.07K P/N 3240107100	3.32K P/N 3240332100
2.85V	715R (402, 1%) P/N 3160715000	4.99K (402, 1%) P/N 3160499100
2.7V	301R (402, 1%) P/N 3160301000	3.32K P/N 3240332100
2.65V	301R (402, 1%) P/N 3160301000	4.99K (402, 1%) P/N 3160499100
2.61V	221R (402, 1%) P/N 3160221000	4.99K (402, 1%) P/N 3160499100
2.5V	OR P/N 3230000000 P/N 3150000000	DNI




	Rt1	Rt2
1.52V	432R 3240432000 3160432000	2.15K 3160215100
1.61V	432R 3240432000	1.5K 3230015200 1.5K 3160150100
1.69V	432R 3240432000	1.21K 3240121100
1.718V	562R 3240562000	1.5K 3230015200 1.5K 3160150100
1.75V	604R 3160604000	1.5K 3230015200 1.5K 3160150100
1.8V	604R 3160604000	1.37K 3160137100


Alt. regulator for +PVDD
Vout = 1.8V
Iout = 30mA MAX




Alt regulator for +MPVDD
Vout = 1.8V
Iout = 10mA MAX



Alt. regulator for +TPVDD
Vout = 1.65V ~ 1.85V
Iout = 20mA MAX




Alt regulator for +VDDC_CT
Vout = 1.5V
Iout = 70mA MAX




Alt. regulator for +MVDDC
Vout = 2.5V ~ 2.6V
Iout = 500mA MAX




Alt regulator for +MVDDQ
Vout = 2.5V ~ 2.6V
Iout = 200mA MAX





Regulator for +VTT (Termination)
Vout = 1.25V ~ 1.3V with +2.5V +MVDDQ
Iout = 1000mA MAX



+MVDDQ = +2.5V	Rt1	Rt2
1.25V	1K 3240100100	1K 3240100100
1.3V	1.0K 3240100100 3160100100 402	1.02K 3240102100




Alt. regulator for +A2VDD
Vout = 2.5V
Iout = 120mA MAX




+A2VDD and GND_A2VSSN routed with at least 15 mil trace and not longer than 1.5 inch.

Alt. regulator for PCIE_PVDD_18
Vout = 1.85V
Iout = 500mA MAX







Need at least a 10uF Tant. output cap for stability
 Min. Load Current: 10mA

Regulator for +5V
Vout = 5V
Iout = 20mA MAX



+PCIE_PVDD_12: 1.2V 250mA MAX

+PCIE_VDDR: 1.2V 1300mA MAX




Part	Vout	R1	R2
MAX1935	1.2V	1.00K 1% 402 ATI P/N 3160100100	2.00K 1% 402 ATI P/N 3160200100
	1.79V	6.81K 1% ATI P/N 3160681100	5.49K 1% 402 ATI P/N 3160549100



ATI Technologies Inc.
 1 Commerce Valley Drive East
 Markham, Ontario
 Canada, L3T 7X6
 (905) 882-2800

Title	PCI-E RV380/370 256M pterm TSOP V-VV-DI	Rev	7
Size	Document Number	105-A334xx-10	
Date:	Saturday, July 31, 2004	Sheet	7 of 18



**For Bi-Directional signals,
Series resistors should be
placed close to the memory**

**For Uni-Directional signals,
Series resistors should be
placed close to the ASIC**






ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600







Title		PCI-E RV380/370 256M pterm TSOP V-VV-DI	
Size	Document Number	105-A334xx-10	Rev
C			7
Date:	Saturday, July 31, 2004	Sheet	8 of 19

(3,11) M_RASB#
(3,11) M_CKEB
(3,11) M_CASB#
(3,11) M_WEB#
(3,11) M_CSB#0



(3,11) M_CLKB0
(3,11) M_CLKB#0
(3,11) M_CLKB1
(3,11) M_CLKB#1








OPTION STRAPS





STRAPS	PIN	DESCRIPTION	ASIC DEFAULT
STRAP_B_PTX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing	0
STRAP_B_PTX_DEEMPH_EN	GPIO1	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled	0
PCIE_MODE(1:0)	GPIO(3:2)	00: PCI Express 1.0A mode (Grantsdale) 01: Kyrene-compatible mode 10: PCI Express 1.0 mode (Tumwater) 11: PCI Express 1.0A mode and short-circuit internal loopback mode (Rx connected directly to Tx of PHY)	00
STRAP_B_PTX_EXT	GPIO4	Transmitter Extra Current 0: normal mode 1: extra current in Tx output stage - potential power savings for mobile mode	0
STRAP_FORCE_COMPLIANCE	GPIO5	Force chip to go to Compliance state quickly for Tester purposes 0: normal operational mode 1: compliance mode	0
STRAP_B_PLL_BW	GPIO6	PLL Bandwidth 0: full PLL Bandwidth 1: reduced PLL bandwidth	0
STRAP_DEBUG_ACCESS	GPIO8	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible.	0
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDis. If rom attached identifies ROM type 0000 - No ROM, CHG_ID=0 0001 - No ROM, CHG_ID=1 0100 - reserved 0110 - reserved 1000 - Parallel ROM, chip IDis from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDis from ROM 1010 - Serial AT45DB011 ROM (Atmel), chip IDis from ROM 1011 - Serial M25P10 ROM (ST), chip IDis from ROM 1100 - Serial M25P05 ROM (ST), chip IDis from ROM 1100 - Serial NX25F011B ROM (ISSI), chip IDis from ROM	
VIP_DEVICE	DV/PDATA_20 (VHADO net)	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	

STRAP P	INTERRUPT
LOW	ENABLED (DEFAULT)
HIGH	DISABLED



MEMORY TYPE STRAPS		
	Mem_Strap0	Mem_Strap1
SAM	0	0
INF	1	0
HYN	0	1
ELPIDA	1	1




PRIMARY CRT




SECONDARY CRT



OPTIONAL ESD/HOTPLUG PROTECTION DIODES







OPTIONAL ESD/HOTPLUG PROTECTION DIODES



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600


Title	PCI-E RV380/370 256M pterm TSOP V-VV-DI
Size	Document Number
Date	Saturday, July 31, 2004
Sheet	13 of 18
Rev	7








ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	PCI-E RV380/370 256M pterm TSOP V-VV-DI		
Size	Document Number	105-A334xx-10	Rev
Customer			7
Date	Saturday, July 31, 2004	Sheet	15 of 19



+RTAVDD
Vout = 3.3V
Iout = 125mA MAX, 80mA RMS




Layout Guide line of THEATER

#1 : C27 and C28 have to be placed as close as possible to the respective pins of Rage THEATER

#2 : VINGND should be separated from Digital or Chassis Ground and have no loops

#3 : VINGND should be connected to Digital GND plane at one point as close as possible to pin 56 of THEATER

TEMPERATURE SENSE AND SPEED CONTROLLED FAN



Spring push-pin




ITW push-pin




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	PCI-E RV380/370 256M pterm TSOP V-VV-DI	Rev	7
Size	Document Number	105-A334xx-10	
Date	Saturday, July 31, 2004	Sheet	17 of 18




MISC. BOARD PARTS



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	PCI-E RV380/370 256M pterm TSOP V-VV-DI		
Size	Document Number	105-A334xx-10	Rev 7
Date:	Saturday, July 31, 2004	Sheet 18 of 18	



REFERENCE DESIGN

THESE SCHEMATICS ARE SUBJECT TO MODIFICATION AND DESIGN IMPROVEMENTS. PLEASE CONTACT ATI FIELD APPLICATION ENGINEERING BEFORE USING THE INFORMATION CONTAINED HEREIN.

RESTRICTION NOTICE

THESE SCHEMATICS CONTAIN INFORMATION WHICH IS PROPRIETARY TO AND IS THE PROPERTY OF ATI, AND MAY NOT BE USED, REPRODUCED OR DISCLOSED IN ANY MANNER WITHOUT EXPRESSED WRITTEN PERMISSION FROM ATI.



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title	PCI-E RV380/370 256M pterm TSOP V-VV-DI		
Size	Document Number	105-A334xx-10	Rev 7
Date: Saturday, July 31, 2004	Sheet 19 of 19		